Abstract: MOS devices are playing main role key in semiconductor industries. But The future limits on scaling of device is affected on MOS device. FinFET is most proposed device for nano scale industry. This technology is used beyond 50nm technology to reduce Short channel effect in MOS devices. It is designed with non-planner structure. Because of non-planar structure of FinFET parasitic capacitances (Gate oxide capacitance, overlap capacitance and fringe capacitance) makes adverse effect such as lower switching speed of device , making effect on access time, delay and Ion and Ioff of device. In this paper we proposed FinFET methodology to reduce parasitic fringe capacitance and overlap capacitance by optimizing gate side wall with low k dielectric spacer thickness and increase Ion to improve device driving capability. Threshold voltage also having impact of above parameters So device threshold voltage is reduced with low k spacer material i.e at least count of 0.0786v. The poly gate is used for front gate and back gate having work function of 4.65 to controls threshold voltage . Due to high k material leakage current increased but it is maintain using shorted dual gate technology. Our optimization in spacer material results in reducing total gate capacitance (123nF, 131nF and 123nF) and increases turn on time of device. Here 3d 20nm FinFET is design using TCAD tool (Silvaco) with monto Carlo technique.
Introduction
MOSFET and CMOS technology is most suitable to design digital electronic circuits. CMOS is very much interactive device for low power applications. It is having higher transconductance factor and power factor as compared to other transistors. MOS and CMOS having satisfactory performances but problem of scaling is occurred. Scaling of device is increased day by day. In VLSI industries device size is shrink and reached up to 20nm. With 20nm device and beyond structure of device is very complex. Distance between source and drain is so small that effect occurred such as short channel effect. FinFET is developed to predict and reduce problems of short channel effect, drain induce barrier lowering e.t.c. After year of 2008 FinFET is likely device in nano industries. Large parasitic capacitance is main problem in FinFET. [1] . Parasitic makes effect on threshold voltage. Because of high parasitic capacitance threshold voltage is also high. Speed of device is directly affected by threshold voltage. As threshold voltage increased device required more time to turn on so tha propagation delay of device also increased [1, 8] . To reduce threshold voltage and make device more and more faster parasitic capacitance must reduced.
Parasitic capacitances also having adverse effects on parameters such as On current (Ion), Off current (Ioff) e.t.c. Higher ratio of Ion and Ioff increases speed of device. Higher Ion not only trigger device in short time but also reduce short channel effect [2] .Large parasitic capacitance decreases On current of device. Thus purposed different FinFET design technique to improve parasitic capacitances, speed and delay for digital applications. [13] FinFET is fabricated with different structures such as shorted gate, Independent gate ,all around gate e,t,c. Fig.1(a) shows simple FinFET with single gate. Here tall Fin is fabricated on silicon substrate .Tall Fin increases mobility of device [4] . Fin is wrapped with three sided Gate structure thus having higher control on drain current. But using single gate FinFET structure, device required higher threshold voltage to turn on. To fabricate Drain, source and gate poly silicon material is used. Here gate oxide thickness also affects on threshold voltage. For low threshold voltage, hard mask is used as gate oxide. To improve threshold voltage independent gate structure is proposed [9] . (5) In eq.5 fringe capacitance is calculated with reference [12] . Fringe capacitance is theoretical calculated by changing material permittivity and Tox.
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Proposed Design and Fabrication procedure 2.1 Proposed DG FinFET
In This section proposed device design and their parasitic performance has been analyzed through TCAD simulation In this paper three type of capacitances is reduced. The structure of optimized dual Gate FinFET is shown in Fig.3(a) , Fig.4 (a) and fig5(a). The proposed structures having some differences than conventional FinFET w.r.t Structure design. In this DG-FinFET structure symmetric dual k low spacer is implemented to reduce parasitic capacitances. To design the n type FinFET all device parameter is properly selected as shown in table 1. 
Fabrication Procedure
Fig 3 (a) shows 3D DG FinFET device having two symmetric spacer with different permittivity materials. Here bulk silicon is taken as substrate at orientation of(110). Here device is fabricated with different spacer materials on same substrate wafer. Next vertical tall fin is fabricated with electron beam lithography. Device channel is form in parallel to (110) direction with active masking and etching process. Thickness of fin is 50nm which increases mobility of device. Here Dual gate structure is fabricated with SI3N4 as gate oxide. Gate oxide is form using selective etching process with thickness of 1.6nm. Then parallel to drain and source terminals two spacer is form having symmetric to each other with thickness of 70nm.
Next contacts are form with poly silicon and geometrically etch is performed to remove unwanted material from contacts. After gate and spacer designing, impanation process is started. first boron having dose of 1e13 is deposited with tilt0 ion implantation. Then barrier is deposited to protect channel from implantation of arsenic doses on channel. Then arsenic dose is imposed on device with concentration of 2e14. After ion implementation, thermal annealing performed at 1024 oC temperature for 2second to active impurities when device biased. So that device having higher conductivity and large number of ions are deposited on device. After ion implantation, barrier on top of device is removed by geometric etching. Thus barrier area is used to protect channel. Next electrode of device is implied to provide biasing of device. As per shown in Fig.3(a) with two different materials having low permittivity dielectric constant is used. First high kmaterial (SI3N4) used having permittivity of 7.5 and second material SIO2 having permittivity of 3.9. Both materials are symmetric and gate oxide as SI3N4 is used. Fin is sufficient large so that mobility of device is increased. Above fig3(c) Shows effect of oxide material on gate capacitance. To increase driving capability of device gate oxide must be thinner for short channel up to 20nm. Hence SI3N4 is used as gate oxide. Due to high k material with thin layer leakage current is also reduced. Here fgate-substrate oxide capacitance is higher as compared to Bgate-substrate oxide capacitance. Overlap is basic building block of parasitic capacitance in small scale device. To increase speed of device and reduce overlap capacitance overlap between gate-drain and gate-source should be minimum. For that spacer technique is used with low k material. Low k material effects on charging and discharging of capacitance hence device parasitic is reduced. As compared with above two characteristics as shown in fig3(d) the effect of low k permittivity material on device capacitance. Increase in spacer length reduction in overlap capacitance of device.
Dual Gate FinFet with SI3N4-SIO2 low k spacer
Here overlap capacitance Fgate-source and Bgate-source is very much smaller as compared to Fgate-drain and Bgatedrain.
Dual Gate FinFet with SI3N4+AIR low k spacer Figure 4(a):
The 3-D view of structure of double gate FinFet with low k spacer(SI3N4+AIR)
As per shown in Fig.4(a) with two different materials having high k and low k permittivity dielectric constant is used. First material (SI3N4) used having permittivity of 7.5 and second material AIR having permittivity of 1. Both material used are symmetric. Second material is AIR which is very low k material provides low parasitic capacitance effect rather than previous method used. Because of used AIR as dielectric, permittivity is very low thus problem of leakage current is increased in some range but capacitance reduce drastically. Above fig4(c) Shows effect of oxide material on gate capacitance. As compared to SI3N4-SIO2 spacer device this device having higher Fgate-substrate capacitance. Thus controllability of device is increased. This effect helps to reduce leakage current of device.
Fig4(d). Shows effect of SI3N4-AIR spacer device on overlap capacitance .Overlap capacitance is drastically decreased with used of very low k material. Overlap capacitance of SI3N4-SIO2 device is much more larger than SI3N4-AIR.Both capacitance i.e both gates-drain and both gates-source is reduced which is much more beneficial.
Dual Gate FinFET with SIO2+AIR low k spacer
This is most proposed structure having very small parasitic capacitance as compared to above both. As per shown in Fig.5(a) with two different materials having low permittivity dielectric constant is used. First material (SIO2) used having permittivity of 3.9 and second material AIR having permittivity of 1. Both low k material used are symmetric.
Here permittivity of SIO2 is smaller than SI3N4 hence parasitic capacitance is smaller than both above device designed. Fig5(d). Shows effect of SIO2-AIR spacer device on overlap capacitance .Overlap capacitance is drastically decreased with used of very low k material. Overlap capacitance of SI3N4-SIO2 and SIO2-AIR device is much more larger than SIO2-AIRspacer device. Both gates-drain and both gatessource is reduced which is required for high speed SRAM.
Impact of Fringe Capacitance.
Fringe capacitance is parasitic capacitance which is occurred at corner of device. Effect of fringe capacitance is dependent on dielectric material. Performance of device is decrease because of high dielectric.
Figure 6:
shows fringe capacitance and total gate capacitance
Here in fig.6 shows drastically changes in total gate capacitance because of fringe capacitance. There are two types of fringe capacitance first inner fringe capacitance and second outer fringe capacitance. In this paper inner fringe capacitance is studied. Here impact of SI3N4,SIO2and AIR on fringe components are studied. Total gate capacitance very much higher than fringe capacitance. As shown in figure Impact of fringe is very much higher in SI3N4-SIO2 spacer structure and vise versa for SIO2-Air Spacer structure.
For digital application the device performance is dependent on delay which is rate of change of Ion. And Ion is affected by fringe capacitance. So that Ion/off ratio must be high for high speed digital application. Hence it is proved that using low k spacer technique with different material minimize effect of parasitic very efficiently. In future low k material (Florin, Teflon e.t.c) implantation will be advantageous for parasitic capacitance reduction and making less trade of between speed of device and leakage current
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